PAT-NO:

JP406043646A

DOCUMENT-IDENTIFIER: JP 06043646 A

TITLE:

PHOTORESIST

COMPOSITION

PUBN-DATE:

February 18, 1994

INVENTOR-INFORMATION:

NAME

ENOMOTO, NORIHIDE

ASSIGNEE-INFORMATION:

NAME COUNTRY

KAWASAKI STEEL CORP N/A

APPL-NO: JP04198489

APPL-DATE: July 24, 1992 INT-CL (IPC): G03F007/038, G03F007/004, G03F007/008, H01L021/027

ABSTRACT:

PURPOSE: To provide a novel photoresist composition used for lithography by the use of ultraviolet ray and particularly to provide the photoresist composition capable of lithography of submicron by far ultraviolet ray (DUV) and free from the distortion of an image even at the time of high temp. treating such as plasma etching executed at above 170°C, sputtering or ion implantation.

CONSTITUTION: The photoresist composition consists of an alkali soluble polymer and a bisazide sensitizer of sufficient quantity to cross-link the alkali soluble polymer by irradiation with ultraviolet and the alkali soluble polymer is composed of indene and maleimide or a polymerizing component of

naphtha oil, which is composed mainly of indene and contains (A) 70-99wt.% indene, (B) 0.5-29.5wt.% styrene and (C) 0.5-29.5wt.% one kind or two or more kind selected from a group composed of α-methyl styrene, methyl styrene, dimethyl styrene, trimethyl styrene, methyl indene, coumarone and dicyclopentadiene, and maleimide.

COPYRIGHT: (C)1994,JPO&Japio

TDB-ACC-NO: NN9305233

DISCLOSURE TITLE: Self-Aligned Pocket
Implantation Technology for Forming a
Halo Type Device using Selective
Tungsten Deposition.

PUBLICATION-DATA: IBM Technical Disclosure Bulletin, May 1993, US

VOLUME NUMBER: 36

ISSUE NUMBER: 5

PAGE NUMBER: 233 - 236

PUBLICATION-DATE: May 1, 1993 (19930501)

CROSS REFERENCE: 0018-8689-36-5-233

DISCLOSURE TEXT:

This document contains drawings, formulas, and/or symbols that will not appear on line. Request hardcopy

from ITIRC for complete article.

- A technique to manufacture a localized self-aligned pocket

implantation to form a "halo" type MOSFET device is presented. The

localized pocket is formed by implantation using the gate electrode

of the MOSFET device and a selectively deposited tungsten films as

self-aligned masks. This technique provides high punch-through

resistance, decreased Vt roll-off, high current capability device

while maintaining low source/ drain junction capacitance and good

device reliability compared to present techniques of forming a halo

type FET device.

- To decrease the short-channel effects in MOSFETs, the

substrate doping has to be raised. However, this increases the

source and drain junction capacitance and lowers the device

current drive. This high capacitance and lower current result

in reduced circuit speed, cancelling partially the beneficial effects

of channel shortening. By increasing the substrate doping in

the source and drain regions near the channel while keeping it as low

as possible in the channel region, we can improve the

short-channel behavior of the MOSFET device without

significantly affecting its drain junction capacitance and current drive capability.

 One solution to this problem is described in 1ù. A standard CMOS process with SALICIDED source/drain junctions is utilized.

The nitride spacer formed before source drain salicidation is removed

and Boron is implanted (in n-channel devices) obliquely through

this hole. The TiSi sub 2 prevents the doping from extending around

the junction, while the angle implant allows the doping to reach

below the channel. However, this process, although it achieves

the desirable channel doping below the channel, forbids to remove

or anneal the damage to the gate oxide due to the oblique

implantation, because:

1. The quality of the TiSi sub 2 layer is adversely affected by an

anneal at high temperature (>800°.C) which is required to

repair damage caused to the gate oxide during the "halo"

implantation.

2.

The thermal cycle required to anneal the gate damage

described in point 1 will result in deeper source drain

junctions as well as a deeper halo region. This will result

in poor short channel device characteristics.

3. TiSi sub 2 cannot withstand an HF dip which might be required

before the anneal in point 1. This is because TiSi sub 2 is

etched far faster than the oxide.

This paper describes a new technique to solve these problems.

- Proposed is the use of a standard CMOS process with or

without silicide. The halo implant is formed prior to

source/drain implants. The poly-gate and a selectively

deposited tungsten film (or any other implant blocking film that can

be selectively deposited over the source/drain junctions) are

utilized as a self-aligned masks to implant the "halo" localized

implants. The detailed process is described below.

- The proposed process flow using selective tungsten

deposition is as follows. Although the steps describe the

fabrication of n-channel device, the technique can also be used for

a p-channel device using the appropriate implant species.

1. Implant channel for the threshold voltage adjustment, grow the

gate oxide, deposit 200nm of polysilicon, pattern, clean.

2. Poly oxidation (10nm) to remove RIE

damage and to prevent implant damage.

- 3. Form a Si sub 3 N sub 4 spacer (100nm)
- 4. Selectively deposit 30nm of tungsten 2ù over the polysilicon

gate and the source-drain regions (Fig. 1).

5. Selectively etch the Si sub 3 N sub 4 spacer (Fig. 2), leaving

the 10nm oxide as a protection for the gate area

6. Angle implant Boron, to manufacture the "halo" pocket implant for

improved short-channel characteristics (Fig.

7

3).

Selectively wet etch tungsten

- 8. HF dip and anneal to remove the gate oxide damage
- 9. Implant the source drain junctions and drive-in.
 - 10. Resume standard CMOS processing.
- A variation of this is to use selectively deposited oxide.

In that case, the process flow is slightly modified. Instead of

selectively depositing tungsten, oxide 3ù was selectively

deposited. The selective tungsten etch is replaced by a selective

RIE of oxide. The etch has to be selective to silicon, otherwise a

nitride layer has to be used as an etch stop.

- Independently of which material is used, the masking layer

thickness cannot be too big, due to the shadowing during the angle implant.

- This method of making pocket implants can be used in any

CMOS technology, for both n- and p-channel devices (buried channel and surface channel).

References

1.ù A. Hori, S. Kameyama, M. Segawa, H.

Shimomura and H. Ogawa, "A

Self-aligned Pocket Implantation (SPI)

technology for 0.2&mu.m

dual gate CMOS," on IEDM'91, off 641.

2.ù R. V. Joshi and M. L. Yu, "Growth rate enhancement for high rate

low Temperature selective/blanket

Tungsten," on Research

Disclosure, off No. 331 (November 1991).

3.ù H. Nagayama, H. Honda and H.

Kawahara, "A new process for silica coating," on J. Electrochem. Soc., 135, off 2013 (1988).

SECURITY: Use, copying and distribution of this data is subject to the restictions in the Agreement For IBM TDB Database and Related Computer Databases. Unpublished - all rights reserved under the Copyright Laws of the United States. Contains confidential commercial information of IBM exempt from FOIA disclosure per 5 U.S.C. 552(b)(4) and protected under the Trade Secrets Act, 18 U.S.C. 1905.

COPYRIGHT STATEMENT: The text of this article is Copyrighted (c) IBM Corporation 1993. All rights reserved.





